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Thermally grown silicon oxide films on p-type 6H–silicon carbide substrate under different
oxidation and nitridation conditions have been characterized by x-ray reflectivity technique. An
electron density profile obtained from the analysis of the x-ray reflectivity data shows that the
thickness, density of the oxide film, and structure of the oxide-SiC interface strongly depend on the
different growth conditions. In particular, the density of the oxide film for all samples other than that
grown in NO is found to be much lower and also not fixed within. It is maximum at the interface
and gradually decreases toward the top in all samples except for the sample grown in O2 followed
by NO nitridation. For the latter, a very low density at the interface region has been observed. The
sample grown in NO shows the best performance in capacitance–voltage characteristic and
reliability studies suggesting that the bad performance of the oxide grown on the p-type SiC system
as metal–oxide–semiconductor devices, is mainly linked to the low-density oxide film and can be
overcome under proper growth condition. © 2004 American Institute of Physics.
[DOI: 10.1063/1.1829385]Silicon carbide (SiC) is the semiconductor of choice for
high-temperature, high-power, and high-frequency devices
because of its large band gap. The ability to grow thermal
oxides on SiC gives significant advantages over other com-
pound semiconductors and also makes it compatible with
other silicon technologies. However, the performance of
metal–oxide–semiconductor (MOS) devices on SiC has been
limited by the poor quality of oxide and the oxide–SiC
interface.1 Previous results also indicated that the quality of
SiO2, thermally grown on a n-type SiC substrate, is compa-
rable to that grown on Si, but thermally grown oxide on
p-type SiC exhibits poorer electrical behavior.2,3 Researchers
also investigated the effects of preoxidation cleaning,4 post-
annealing in argon,5 and reoxidation6 on interface properties
of SiO2/SiC systems. Nitridation of already existing oxide in
a NO ambient led to better interface quality, but nitridation
in N2O produced poorer oxide quality.7 Oxide grown in a
pure N2O environment also showed better interface quality
and reliability.8 Besides electrical characterization, the esti-
mation of density of the thermally grown oxide using x-ray
reflectivity (XRR) technique also plays an important role in
understanding and characterizing the interface in a direction
to improve the performance of SiO2/SiC MOS devices.
Surface sensitive XRR is an extremely powerful tech-
nique to study the morphology of a thin film.9,10 It provides
an electron density profile (EDP) of the film,11,12 from which
it is possible to extract the film thickness, the mass density of
the film along the growth direction, and the interfacial struc-
ture. In this letter, we have utilized an XRR technique to
study the morphology of oxide film, thermally grown under
different oxidation and nitridation conditions on a p-type SiC
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structure are then analyzed in the light of the obtained mor-
phology, which brings out the correlation of oxide reliability
with the morphology for a device application.
A Si-faced p-type 6H–SiC(0001) wafer, manufactured
by CREE Research, was used here. A 5 mm thick SiC epi-
taxial layer was grown on heavily doped substrates. The dop-
ing level of the epitaxial layer was 431015 cm−3. The wafer
was cut into five pieces to grow oxide layers. Each piece (of
size ,1 cm31 cm) was cleaned using a Radio Corporation
of America technique, and finally HF was used to remove the
native oxide film. Pieces of wafer were then loaded into a
quartz furnace at 800 °C and oxidation was performed at a
temperature of 1100 °C using different gases for different
durations. Growth conditions for five oxide samples, denoted
as A–E, are indicated in Table I. All the pieces were then
annealed in N2 at 1100 °C for 30 min. For electrical mea-
surements, aluminum was thermally evaporated, and then
patterned as a gate electrode of MOS capacitors. The area of
each capacitor was 1.8310−4 cm2. No postmetal annealing
was performed, to avoid masking the defects created during
oxidation and/or nitridation. SiO2/SiC interface-state density
was studied by high-frequency capacitane–voltage sC–Vd
measurement after light illumination at deep depletion. The
device reliability was studied under high-field stress
s−7 MV/cmd on the MOS device with the capacitor biased
in accumulation. All measurements were carried out at a fre-
quency of 1 MHz at room temperature under dark and elec-
trically shielded conditions. The XRR measurements of all
the samples were carried out using a laboratory x-ray
source.
11
XRR data of the oxide grown on SiC wafers are shown
in Figs. 1 and 2. Oscillations in all curves are due to the
© 2004 American Institute of Physics
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analyzed using Parratt formalism13 to obtain the EDP includ-
ing roughness at each interface.11 Two models were used for
the analysis of the data. First, we consider oxide as a single
layer and its electron density is the density srp,0.71 Å−3d of
perfect SiO2. Thus, by using the thickness of the oxide layer
and roughness at each interface as parameters, the XRR
curves were fitted. Dashed lines through the XRR data in
Figs. 1 and 2 are the best fit curves for the simple model, and
the corresponding roughness convoluted EDP11 is repre-
sented by the dashed lines in the inset. It can be noted that
although the simple model cannot predict exactly the experi-
mental XRR curve, it gives an estimate of the thickness stoxd
of the oxide layer (listed in Table I). Table I shows that the
value of tox for samples B, C, and D are almost the same but
slightly more than that of sample A. However, the value is
quite low for sample E, which may not be the case as dis-
cussed later.
To predict the experimental XRR curve better, we have
used another model. According to this detailed model, the
oxide layer has been divided into a number of slabs11 and the
thickness, electron density srd, and roughness of each slab
were considered as parameters. Solid lines through the XRR
data in Figs. 1 and 2 are the best fit curves for the detailed
model, and the corresponding EDP is shown in the inset by
solid lines. It can be noted that the electron density of the
TABLE I. Parameters obtained from the analysis of XRR and electrical dat
Sample Growth condition
[gas (time in min)]
tox
snmd ra /rp «a /«p
A O2 s210d 11.1 0.65 0.52
B O2 s210d, N2Os90d 12.7 0.73 0.55
C O2 s210d, NOs90d 12.8 0.80 0.60
D N2O s360d 12.9 0.74 0.77
E NO (360) 08.8 0.92 0.58
aBefore stress.
FIG. 1. Measured (symbol) and calculated (dashed and solid lines are for
simple and detailed models, respectively) XRR curves of three SiC samples
where oxide layers are grown in O2 (A), O2 followed by N2O (B), and NO
(C). Curves are shifted vertically for clarity. Inset shows corresponding EDP.
Downloaded 08 Nov 2006 to 147.8.21.97. Redistribution subject to Aoxide layer in all samples, other than sample E, is found to
be much less compared to that of perfect SiO2. The electron
density is also not fixed within the oxide layer: It gives a
maximum at the interface and gradually decreases toward the
top in all cases except for sample C. For the latter, a very low
electron density at the interface region has been observed.
The average electron density srad of the oxide layer has been
estimated by integrating the electron density over the oxide
thickness and dividing it by the thickness. The values of ra
normalized with rp, have been tabulated in the Table I. A
value of less than 1.0 indicates reduced electron density of
the oxide layer. However, the value of ra /rp, for samples B
and C increases compared to that of sample A indicating that
further use of N2O and NO during growth filled up some
defects or pores in the oxide film. A better density was ob-
tained even for samples grown in a N2O or NO ambient.
However, the best density was observed for the sample
grown on NO ambient.
Figure 3 shows the high-frequency C–V curves for all
MOS structure, where C has been normalized with the cor-
responding maximum value, Cox. The average dielectric con-
stant s«ad of the oxide layer of each film has been estimated
from Cox, using the value of tox, obtained from XRR mea-
surement. The value of «a, normalized with the value of di-
electric constant, «ps,3.9d, of perfect SiO2, has been listed
in the Table I. A value of less than 1.0 indicates a reduced
oxide grown p-type SiC wafers in different growth conditions.
fb
d
Qox
s31011 cm−2d
DQox
s31011 cm−2d
Dit
s31011cm2eV−1da
4.37 19.70 22.10 6.18
5.10 23.99 29.40 8.74
3.85 13.30 15.30 4.67
2.60 00.89 01.20 2.39
2.55 00.28 00.35 1.45
FIG. 2. Measured (symbol) and calculated (dashed and solid lines are for
simple and detailed models, respectively) XRR curves of three SiC samples
where oxide layers are grown in O2 (A), N2O (D), and NO (E). Curves area of
V
sV
2
2
2
2
2shifted vertically for clarity. Inset shows corresponding EDP.
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of most thermally grown oxide layers similar to that obtained
from the XRR analysis. However, the low value of «a, for
sample E is due to the small thickness of the oxide film. It is
also possible that this thickness is actually a part of total
oxide layer s, 12.8 nmd and the remaining part is close to
the substrate where the increase in density may be due to the
nitrogen incorporation. If it is considered as the case, then
the value of «a /«p will be 0.84 for sample E. From the C
−V curve and flat-band voltage sVfbd, the oxide charge sQoxd
and the interface-state density sDitd have also been
estimated,5,14 which are listed in Table I for all samples. A
large negative voltage shift indicates the presence of a sig-
nificant amount of positive charge in the oxide or at the
oxide–SiC interface. The minimum Vfb for sample E indi-
cates the least oxide charge density. The estimated Dit is also
found to be the least for the same device. This observation
indicates that oxide, grown in pure NO ambient, has the best
interface quality. Among the nitrided devices, sample C is
found to have exhibited improved Vfb and Dit values. The
improvement is mainly attributed to the incorporation of ni-
trogen during the use of NO during growth or annealing
process.
The Vfb shift of all the devices during high-field stress at
room temperature is shown in Fig. 4. The negative flat-band
shift sDVfbd indicates the generation of donorlike interface
states and positive oxide charges. A much smaller DVfb ob-
tained for NO device indicates a significantly suppressed
generation of interface traps and oxide charges. From the
observed DVfb at 5000 s stress time, an increase in effective
oxide charge sDQoxd is estimated. The enhanced hardness of
sample E against high-field stress results from the incorpo-
ration of nitrogen at on near the SiO2/SiC interface, forma-
tion of SiuN bonds, and replacement of weak SiuO
bonds. In the addition, the during 100 s stress time, DVfb is
mainly linked with pre-existing donorlike interface states and
near-interface traps which both are neutral before the stress.
In case of sample E, much fewer interface states and oxide
FIG. 3. High-frequency (1 MHz) C–V measurements of MOS capacitors
fabricated on p-type 6H-SiC.Downloaded 08 Nov 2006 to 147.8.21.97. Redistribution subject to Atraps are observed during first 100 s stress time which is also
in good agreement with the data shown in Table I.
In conclusion, oxide nanofilms grown under different
oxidation and annealing conditions on p-type 6H-SiC surface
show low density and reduced dielectric constant due to their
porous structure. Both values however increase when the ox-
ide layer grown either in a N2O or NO ambient, or in O2
followed by N2O and NO. For the oxide films grown in NO
and O2 followed NO, these values are even higher. The im-
provement in the reliability of oxide of these two samples
suggests the strong role of density and/or dielectric constant.
The sample grown in a NO ambient exhibits the smallest
flat-band shift and interface-state density among all the de-
vices. A much better stability of this device under high-field
stress is probably due to the incorporation of nitrogen near
the SiO2/SiC interface.
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